

FIGURE 1  
(Prior Art)







FIGURE 2  
(Prior Art)





**FIGURE 4**  
(Prior Art)








FIGURE 7




FIGURE 8






FIGURE 9

	time ----->																	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
Read Level 1 RAM	A					B												
Write Level 1 RAM					A						B							
Level A Comparisons			A	A					B	B								
Read Level 2 RAM		A						B										
Write Level 2 RAM						A						B						
Level B Comparisons					A	A					B	B						
Read Level 3 RAM				A						B								
Write Level 3 RAM								A								B		
Level C Comparisons							A	A					B	B				
Read Level 4 RAM						A						B						
Write Level 4 RAM									A						B			

FIG. 10

FIG. 10




FIGURE 11




FIGURE 12






FIG. 14

FIG. 15





FIG. 15

FIG. 16




160

FIG. 16




FIG. 17




170

FIG. 17




Pile Node Entry  
for Strict Priority

**FIG. 18A**




Pile Node Entry for  
Weighted Fair Queuing

**FIG. 18B**



Pile Node Entry for  
Queuing with Weighted  
Fair Priorities


**FIG. 18C**



Pile Node Entry for  
Traffic Shapping

**FIG. 18D**

FIG. 19



190

FIG. 19




FIG. 20




FIGURE. 21